# RENESAS

### ISL97519A

600kHz/1.2MHz PWM Step-Up Regulator

The ISL97519A is a high frequency, high efficiency step-up voltage regulator operated at constant frequency PWM mode. With an internal 2.0A,  $200m\Omega$  MOSFET, it can deliver up to 1A output current at over 90% efficiency. Two selectable frequencies, 600kHz and 1.2MHz, allow trade offs between smaller components and faster transient response. An external compensation pin gives the user greater flexibility in setting frequency compensation allowing the use of low ESR Ceramic output capacitors.

When shut down, it draws <1 $\mu$ A of current and can operate down to 2.3V input supply. These features, along with 1.2MHz switching frequency, make it an ideal device for portable equipment and TFT-LCD displays.


The ISL97519A is available in an 8 Ld MSOP package with a maximum height of 1.1mm. The device is specified for operation over the full -40 °C to +85 °C temperature range.

### **Features**

- >90% Efficiency
- + 2.0A, 200m  $\Omega$  Power MOSFET
- 2.3V to 5.5V Input
- 1.1\*VIN up to 25V Output
- 600kHz/1.2MHz Switching Frequency Selection
- Adjustable Soft-Start
- Internal Thermal Protection
- 1.1mm Max Height 8 Ld MSOP Package
- Pb-Free (RoHS compliant)
- Halogen Free

## **Applications**

- TFT-LCD displays
- DSL modems
- PCMCIA cards
- Digital cameras
- GSM/CDMA phones
- · Portable equipment
- Handheld devices




RENESAS

# DATASHEET

FN6683 Rev 3.00 February 16, 2012


# **Pin Configuration**



# **Pin Descriptions**

PIN NUMBER	PIN NAME	DESCRIPTION	
1	COMP	mpensation pin. Output of the internal error amplifier. Capacitor and resistor from COMP pin to ground.	
2	FB	tage feedback pin. Internal reference is 1.24V nominal. Connect a resistor divider from $V_{OUT}$ . $V_{OUT} = 1.24V (1 + R_1/R_2)$ . e "Typical Application Circuit" on page 2.	
3	EN	hutdown control pin. Pull EN low to turn off the device.	
4	GND	Analog and power ground.	
5	LX	Power switch pin. Connected to the drain of the internal power MOSFET.	
6	VDD	Analog power supply input pin.	
7	FSEL	Frequency select pin. When FSEL is set low, switching frequency is set to 620kHz. When connected to high or VDD, switching frequency is set to 1.25MHz.	
8	SS	Soft-start control pin. Connect a capacitor to control the converter start-up.	

# **Typical Application Circuit**



# **Ordering Information**

PART NUMBER (Notes 2, 3)	PART MARKING	PACKAGE (Pb-Free)	PKG. DWG. #
ISL97519AIUZ	7519A	8 Ld MSOP	M8.118A
ISL97519AIUZ-T (Note 1)	7519A	8 Ld MSOP	M8.118A
ISL97519AIUZ-TK (Note 1)	7519A	8 Ld MSOP	M8.118A

NOTES:

1. Please refer to  $\underline{\text{TB347}}$  for details on reel specifications.

 These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matter tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

3. For Moisture Sensitivity Level (MSL), please see device information page for ISL97519A. For more information on MSL please see techbrief TB363.



<b>Absolute Maximum</b>	Ratings (T <sub>A</sub> = +25°C)
-------------------------	----------------------------------

LX to GND	27V
V <sub>DD</sub> to GND	6V
COMP, FB, EN, SS, FSEL to GND	) +0.3V)

#### **Thermal Information**

Storage Temperature	65°C to +150°C
Operating Ambient Temperature	40°C to +85°C
Operating Junction Temperature	+135°C
Power DissipationS	ee Curves on page 5
Pb-Free Reflow Profile	see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.as	p

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 


#### **Electrical Specifications** $V_{IN} = 3.3V$ , $V_{OUT} = 12V$ , $I_{OUT} = 0$ mA, FSEL = GND, $T_A = -40^{\circ}$ C to $+85^{\circ}$ C unless otherwise specified. Boldface limits apply over the operating temperature range, -40°C to +85°C.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 4)	ТҮР	MAX (Note 4)	UNIT
IQ1	Quiescent Current - Shutdown	EN = OV		1	5	μA
IQ2	Quiescent Current - Not Switching	EN = V <sub>DD</sub> , FB = 1.3V		0.7		mA
IQ3	Quiescent Current - Switching	EN = V <sub>DD</sub> , FB = 1.0V		3	4.5	mA
V <sub>FB</sub>	Feedback Voltage		1.228	1.24	1.252	v
I <sub>B-FB</sub>	Feedback Input Bias Current			0.01	0.5	μA
V <sub>DD</sub>	Input Voltage Range		2.3		5.5	v
D <sub>MAX</sub> -600kHz	Maximum Duty Cycle	FSEL = 0V	85	92		%
D <sub>MAX</sub> -1.2MHz	Maximum Duty Cycle	FSEL = V <sub>DD</sub>	85	90		%
I <sub>LIM1</sub>	Current Limit - Max Peak Input Current	V <sub>DD</sub> < 2.8V		1.0		Α
I <sub>LIM2</sub>	Current Limit - Max Peak Input Current	V <sub>DD</sub> > 2.8V	1.5	2.0		Α
I <sub>EN</sub>	Shutdown Input Bias Current	EN = OV		0.01	0.5	μA
rDS(ON)	Switch ON-Resistance	V <sub>DD</sub> = 2.7V, I <sub>LX</sub> = 1A		0.2		Ω
I <sub>LX-LEAK</sub>	Switch Leakage Current	VSW = 27V		0.01	3	μA
$\Delta V_{OUT} / \Delta V_{IN}$	Line Regulation	3V < V <sub>IN</sub> < 5.5V, V <sub>OUT</sub> = 12V		0.2		%
$\Delta V_{OUT} / \Delta I_{OUT}$	Load Regulation	$V_{IN}$ = 3.3V, $V_{OUT}$ = 12V, $I_0$ = 30mA to 200mA		0.3		%
F <sub>OSC1</sub>	Switching Frequency Accuracy	FSEL = 0V	500	620	740	kHz
F <sub>OSC2</sub>	Switching Frequency Accuracy	FSEL = V <sub>DD</sub>	1000	1250	1500	kHz
V <sub>IL</sub>	EN, FSEL Input Low Level				0.5	v
V <sub>IH</sub>	EN, FSEL Input High Level		1.5			v
GM	Error Amp Tranconductance	ΔI = 5μA	70	130	150	<b>1</b> μ/Ω
V <sub>DD-ON</sub>	V <sub>DD</sub> UVLO On Threshold		1.95	2.1	2.25	v
HYS	V <sub>DD</sub> UVLO Hysteresis			140		mV
ISS	Soft-Start Charge Current		2	3	4	μA
V <sub>SS</sub> -en	Minimum Soft-Start Enable Voltage		40	65	150	mV
ILIM-V <sub>SS</sub> -en	Current Limit Around SS Enable V	SS = 200mV	300	350	400	mA
OTP	Over-Temperature Protection			150		°C


NOTE:

4. Parameters with MIN and/or MAX limits are 100% tested at +25 °C, unless otherwise specified. Temperature limits established by characterization and are not production tested.





### **Typical Performance Curves**









FIGURE 2. BOOST EFFICIENCY vs IOUT









### Typical Performance Curves (Continued)

JEDEC JESD51-7 HIGH EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD 1.0 0.9 DOWER DISSIPATION (W) 870mW 0.8 0.7 MSOP -0.6 0.5 0.4 0.3 0.2 0.1 0 0 25 50 75 85 100 125 AMBIENT TEMPERATURE (°C)

FIGURE 9. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

# **Applications Information**

The ISL97519A is a high frequency, high efficiency boost regulator operated at constant frequency PWM mode. The boost converter stores energy from an input voltage source and delivers it to a higher output voltage. The input voltage range is 2.3V to 5.5V and output voltage range is 5V to 25V. The switching frequency is selectable between 600kHz and 1.2MHz allowing smaller inductors and faster transient response. An external compensation pin gives the user greater flexibility in setting output transient response and tighter load regulation. The converter soft-start characteristic can also be controlled by external C<sub>SS</sub> capacitor. The EN pin allows the user to completely shutdown the device.

#### **Boost Converter Operations**

Figure 11 shows a boost converter with all the key components. In steady state operating and continuous conduction mode where the inductor current is continuous, the




FIGURE 8. SS DELAY AND LX DELAY DURING EN = VDD START- UP




FIGURE 10. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

boost converter operates in two cycles. During the first cycle, as shown in Figure 12, the internal power FET turns on and the Schottky diode is reverse biased and cuts off the current flow to the output. The output current is supplied from the output capacitor. The voltage across the inductor is  $V_{IN}$  and the inductor current ramps up in a rate of  $V_{IN}/L$ , L is the inductance. The inductance is magnetized and energy is stored in the inductor. The change in inductor current is shown in Equation 1:

$$\Delta I_{L1} = \Delta T1 \times \frac{V_{IN}}{L}$$
$$\Delta T1 = \frac{D}{F_{SW}}$$
$$D = Duty Cycle$$

$$\Delta V_{0} = \frac{I_{0UT}}{C_{0UT}} \times \Delta T_{1}$$
 (EQ. 1)

RENESAS

During the second cycle, the power FET turns off and the Schottky diode is forward biased, (see Figure 13). The energy stored in the inductor is pumped to the output supplying output current and charging the output capacitor. The Schottky diode side of the inductor is clamped to a Schottky diode above the output voltage. So the voltage drop across the inductor is  $V_{IN} - V_{OUT}$ . The change in inductor current during the second cycle is shown in Equation 2:

$$\Delta I_{L} = \Delta T2 \times \frac{v_{IN} - v_{OUT}}{L}$$
$$\Delta T2 = \frac{1 - D}{F_{SW}}$$
(EQ. 2)

For stable operation, the same amount of energy stored in the inductor must be taken out. The change in inductor current during the two cycles must be the same, as shown in Equation 3.

$$\Delta \mathbf{I1} + \Delta \mathbf{I2} = \mathbf{0}$$

$$\frac{D}{F_{SW}} \times \frac{V_{IN}}{L} + \frac{1 - D}{F_{SW}} \times \frac{V_{IN} - V_{OUT}}{L} = 0$$

$$\frac{V_{OUT}}{V_{IN}} = \frac{1}{1-D}$$





FIGURE 11. BOOST CONVERTER








FIGURE 13. BOOST CONVERTER - CYCLE 2, POWER SWITCH OPEN

#### **Output Voltage**

An external feedback resistor divider is required to divide the output voltage down to the nominal **1.24V** reference voltage. The current drawn by the resistor network should be limited to maintain the overall converter efficiency. The maximum value of the resistor network is limited by the feedback input bias current and the potential for noise being coupled into the feedback pin. A resistor network less than **100k** is recommended. The boost converter output voltage is determined by the relationship in Equation 4:

$$V_{OUT} = V_{FB} \times \left( 1 + \frac{R_1}{R_2} \right)$$
(EQ. 4)

The nominal VFB voltage is 1.24V.

#### Inductor Selection

The inductor selection determines the output ripple voltage, transient response, output current capability, and efficiency. Its selection depends on the input voltage, output voltage, switching frequency, and maximum output current. For most applications, the inductance should be in the range of  $2\mu$ H to  $33\mu$ H. The inductor maximum DC current specification must be greater than the peak inductor current required by the regulator.The peak inductor current can be calculated in Equation 5:

$$I_{L(PEAK)} = \frac{I_{OUT} \times V_{OUT}}{V_{IN}} + 1/2 \times \frac{V_{IN} \times (V_{OUT} - V_{IN})}{L \times V_{OUT} \times FREQ}$$
(EQ. 5)

#### **Output Capacitor**

Low ESR capacitors should be used to minimized the output voltage ripple. Multi-layer ceramic capacitors (X5R and X7R) are preferred for the output capacitors because of their lower ESR and small packages. Tantalum capacitors with higher ESR can also be used. The output ripple can be calculated as shown in Equation 6:

$$\Delta V_{0} = \frac{I_{0UT} \times D}{F_{SW} \times C_{0}} + I_{0UT} \times ESR$$
(EQ. 6)

For noise sensitive application, a  $0.1\mu$ F placed in parallel with the larger output capacitor is recommended to reduce the switching noise coupled from the LX switching node.

(EQ. 3)

#### **Schottky Diode**

In selecting the Schottky diode, the reverse break down voltage, forward current and forward voltage drop must be considered for optimum converter performance. The diode must be rated to handle 2.0A, the current limit of the ISL97519A. The breakdown voltage must exceed the maximum output voltage. Low forward voltage drop, low leakage current, and fast reverse recovery will help the converter to achieve the maximum efficiency.

#### **Input Capacitor**

The value of the input capacitor depends the input and output voltages, the maximum output current, the inductor value and the noise allowed to put back on the input line. For most applications, a minimum  $10\mu$ F is required. For applications that run close to the maximum output current limit, input capacitor in the range of  $22\mu$ F to  $47\mu$ F is recommended.

The ISL97519A is powered from the VIN. A high frequency  $0.1\mu F$  bypass capacitor is recommended to be close to the VIN pin to reduce supply line noise and ensure stable operation.

#### **Loop Compensation**

The ISL97519A incorporates a transconductance amplifier in its feedback path to allow the user some adjustment on the transient response and better regulation. The ISL97519A uses current mode control architecture which has a fast current sense loop and a slow voltage feedback loop. The fast current feedback loop does not require any compensation. The slow voltage loop must be compensated for stable operation. The compensation network is a series RC network from COMP pin to ground. The resistor sets the high frequency integrator gain for fast transient response and the capacitor sets the integrator zero to ensure loop stability. For most applications, the compensation resistor in the range of 0.5k to 7.5k and the compensation capacitor in the range of 3nF to 10nF.

### Soft-Start

During power-up, assuming EN is tied to VDD, as VDD rises above VDD UVLO, the SS capacitor begins to charge up with a constant  $3\mu$ A current. During the time the part takes to rise to 60mV the boost will not be enabled. Depending on the value of the capacitor on the SS pin, this provides sufficient (540µs for a 27nf capacitor or 2ms for a 100nf capacitor) time for the passive in-rush current to settle down, allowing the output capacitors to be charged to a diode drop below VDD.

After the SS pin passes above the threshold beyond which the part is enabled (60mV) the part begins to switch. The linearly rising SS voltage, at a charge rate proportional to  $3\mu$ A, has a direct effect on the current limit allowing the current limit to linearly ramp-up to full current limit. SS voltage of 200mV corresponds to a current limit around 350mA and 0.6V corresponds to full current limit.

The total soft-start time is calculated in Equation 7:

$$t_{ss} = \frac{Css \times 0.6V}{3\mu A} = Css \times 2 \times 10^5 \tag{EQ. 7}$$

The full current is available after the soft-start period is finished. The soft-start capacitor should be selected to be big

enough that it doesn't reach 0.6V before the output voltage reaches the final value.

When the ISL97519A is disabled, the soft-start capacitor will be discharged to ground.

#### **Frequency Selection**

The ISL97519A switching frequency can be user selected to operate at either constant 620kHz or 1.25MHz. Connecting  $F_{SEL}$  pin to ground sets the PWM switching frequency to 620kHz. When connecting  $F_{SEL}$  high or  $V_{DD}$ , the switching frequency is set to 1.25MHz.

#### Shutdown Control

When the EN pin is pulled down, the ISL97519A is shutdown reducing the supply current to  $<1\mu$ A.

#### **Maximum Output Current**

The MOSFET current limit is nominally 2.0A and guaranteed 1.5A when V<sub>DD</sub> is greater than 2.8V. This restricts the maximum output current, I<sub>OMAX</sub>, based on Equation 8:

$$\mathbf{I}_{\mathbf{L}} = \mathbf{I}_{\mathbf{L}-\mathbf{A}\mathbf{V}\mathbf{G}} + (\mathbf{1}/\mathbf{2} \times \Delta \mathbf{I}_{\mathbf{L}})$$
(EQ. 8)

where:

I<sub>L-AVG</sub> = average inductor current

$$\Delta I_L$$
 = inductor ripple current

$$\Delta I_{L} = \frac{V_{IN} \times [(V_{O} + V_{DIODE}) - V_{IN}]}{L \times (V_{O} + V_{DIODE}) \times F_{S}}$$
(EQ. 9)

V<sub>DIODE</sub> = Schottky diode forward voltage, typically, 0.6V

F<sub>S</sub> = switching frequency, 600kHz or 1.2MHz

$$I_{L-AVG} = \frac{I_{OUT}}{1-D}$$
(EQ. 10)

D = MOSFET turn-on ratio:

$$D = 1 - \frac{V_{IN}}{V_{OUT} + V_{DIODE}}$$
(EQ. 11)

Table 1 gives typical maximum  $I_{OUT}$  values for 1.2MHz switching frequency and 10 $\mu H$  inductor.

TABLE 1. TYPICAL MAXIMUM IOUT VALUES

V <sub>IN</sub> (V)	V <sub>OUT</sub> (V)	I <sub>OMAX</sub> (mA)
3.3	5	1150
3.3	9	655
3.3	12	500
5	9	990
5	12	750

#### **Cascaded MOSFET Application**

A 25V N-Channel MOSFET is integrated in the boost regulator. For applications where the output voltage is greater than 25V, an external cascaded MOSFET is needed as shown in Figure 14. The voltage rating of the external MOSFET should be greater than  $A_{VDD}$ .




FIGURE 14. CASCADED MOSFET TOPOLOGY FOR HIGH OUTPUT VOLTAGE APPLICATIONS

#### **DC PATH BLOCK APPLICATION**

Note that there is a DC path in the boost converter from the input to the output through the inductor and diode. The input voltage will be seen at the output less a forward voltage drop of the diode before the part is enabled. If this direct connection is not desired, the following circuit can be inserted between input and inductor to disconnect the DC path when the part is disabled (see Figure 15).




FIGURE 15. CIRCUIT TO DISCONNECT THE DC PATH OF BOOST CONVERTER

© Copyright Intersil Americas LLC 2008-2012. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see <u>www.intersil.com/en/products.html</u>

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="http://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com


FN6683 Rev 3.00 February 16, 2012




### Package Outline Drawing


#### M8.118A

8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE (MSOP) Rev 0, 9/09











SIDE VIEW 1





#### NOTES:

- 1. Dimensions are in millimeters.
- 2. Dimensioning and tolerancing conform to JEDEC MO-187-AA and AMSE Y14.5m-1994.
- 3. Plastic or metal protrusions of 0.15mm max per side are not included.
- 4. Plastic interlead protrusions of 0.25mm max per side are not included.
- 5. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 6. This replaces existing drawing # MDP0043 MSOP 8L.

