参考資料

Datasheet

RJK0328DPB-01

Silicon N Channel Power MOS FET
Power Switching

R07DS0264EJ0500
(Previous: REJ03G1637-0400)
Rev.5.00
Mar 01, 2011

Features

- High speed switching
- Capable of 4.5 V gate drive
- Low drive current
- High density mounting
- Low on-resistance
  $R_{DS(on)}$ = 1.6 mΩ typ. (at V_{GS} = 10 V)
- Pb-free
- Halogen-free

Outline

RENESAS Package code: PTZZ0005DA-A
(Package name: LFPAK)





1, 2, 3	Source
4	Gate
5	Drain

Absolute Maximum Ratings

(Ta = 25°C)

Item	Symbol	Ratings	Unit
Drain to source voltage	V_{DSS}	30	V
Gate to source voltage	V_{GSS}	±20	V
Drain current	I_D	60	A
Drain peak current	$I_{D(pulse)}$ Note1	240	A
Body-drain diode reverse drain current	I_{DR}	60	A
Avalanche current	I_{AP} Note 2	30	A
Avalanche energy	E_{AR} Note 2	90	mJ
Channel dissipation	Pch Note3	65	W
Channel to case thermal resistance	θch-c Note3	1.93	°C/W
Channel temperature	Tch	150	°C
Storage temperature	Tstg	–55 to +150	°C

Notes: 1. PW ≤ 10 μs, duty cycle ≤ 1%
2. Value at Tch = 25°C, Rg ≥ 50 Ω
3. Tc = 25°C

Electrical Characteristics

(Ta = 25°C)

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Drain to source breakdown voltage	$V_{(BR)DSS}$	30	—	—	V	I_D = 10 mA, V_{GS} = 0
Gate to source leak current	I_{GSS}	—	—	±0.1	μA	V_{GS} = ±20 V, V_{DS} = 0
Zero gate voltage drain current	I_{DSS}	—	—	1	μA	V_{DS} = 30 V, V_{GS} = 0
Gate to source cutoff voltage	$V_{GS(off)}$	1.2	—	2.5	V	V_{DS} = 10 V, I_D = 1 mA
Static drain to source on state resistance	$R_{DS(on)}$	—	1.6	2.1	mΩ	I_D = 30 A, V_{GS} = 10 V Note4
	$R_{DS(on)}$	—	2.1	2.9	mΩ	I_D = 30 A, V_{GS} = 4.5 V Note4
Forward transfer admittance	$\|y_{fs}\|$	—	100	—	S	I_D = 30 A, V_{DS} = 10 V Note4
Input capacitance	Ciss	—	6380	—	pF	V_{DS} = 10 V, V_{GS} = 0, f = 1 MHz
Output capacitance	Coss	—	1150	—	pF	
Reverse transfer capacitance	Crss	—	330	—	pF	
Gate Resistance	Rg	—	0.7	—	Ω	
Total gate charge	Qg	—	42	—	nC	V_{DD} = 10 V, V_{GS} = 4.5 V, I_D = 60 A
Gate to source charge	Qgs	—	15	—	nC	
Gate to drain charge	Qgd	—	8.8	—	nC	
Turn-on delay time	$t_{d(on)}$	—	9.4	—	ns	V_{GS} = 10 V, I_D = 30 A, V_{DD} ≅ 10 V, R_L = 0.33 Ω, Rg = 4.7 Ω
Rise time	t_r	—	4.3	—	ns	
Turn-off delay time	$t_{d(off)}$	—	61.5	—	ns	
Fall time	t_f	—	7.3	—	ns	
Body–drain diode forward voltage	V_{DF}	—	0.78	1.02	V	I_F = 60 A, V_{GS} = 0 Note4
Body–drain diode reverse recovery time	t_{rr}	—	42	—	ns	I_F = 60 A, V_{GS} = 0, di_F/dt = 100 A/μs
Body–drain diode reverse recovery charge	Q_{rr}	—	46	—	nC	

Notes: 4. Pulse test

Main Characteristics

Power vs. Temperature Derating



Maximum Safe Operation Area



Typical Output Characteristics



Typical Transfer Characteristics



Drain to Source Saturation Voltage vs. Gate to Source Voltage



Static Drain to Source on State Resistance vs. Drain Current



Static Drain to Source on State Resistance vs. Temperature



Typical Capacitance vs. Drain to Source Voltage



Dynamic Input Characteristics



Reverse Drain Current vs. Source to Drain Voltage



Maximum Avalanche Energy vs. Channel Temperature Derating



Normalized Transient Thermal Impedance vs. Pulse Width



Avalanche Test Circuit



Avalanche Waveform

$$E_{AR} = \frac{1}{2} L \bullet I_{AP}^2 \bullet \frac{V_{DSS}}{V_{DSS} - V_{DD}}$$



Switching Time Test Circuit



Switching Time Waveform



Package Dimensions

Package Name	JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
LFPAK	SC-100	PTZZ0005DA-A	LFPAKV	0.080g

Unit: mm



(Ni/Pd/Au plating)

Ordering Information

Part No.	Quantity	Shipping Container
RJK0328DPB-01-J0	2500 pcs	Taping