WCH[®]

CH32V003 Datasheet

V1.3

Overview

CH32V003 series is an industrial-grade general-purpose microcontroller designed based on QingKe RISC-V2A core, which supports 48MHz system main frequency in the product function. The series features wide voltage, single-wire serial debug interface, low-power consumption and ultra-small package. It provides commonly used peripheral functions, built-in 1 group of DMA controller, 1 group of 10-bit analog-to-digital conversion ADC, 1 group of op-amp comparator, multiple timers, standard communication interfaces such as USART, I2C, SPI, etc. The rated operating voltage of the product is 3.3V or 5V, and the operating temperature range is -40°C~85°C industrial- grade.

Features

- Core
 - QingKe 32-bit RISC-V core, RV32EC instruction set
 - Fast programmable interrupt controller + hardware interrupt stack
 - Support 2-level interrupt nesting
 - Support system main frequency 48MHz
- Memory
 - 2KB volatile data storage area SRAM
 - 16KB program memory CodeFlash
 - 1920B BootLoader
 - 64B non-volatile system configuration memory
 - 64B user-defined memory
- Power management and low-power consumption
 - System power supply $V_{\text{DD}}\text{:}~3.3V$ or 5V
 - Low-power mode: Sleep, Standby
- Clock & Reset
 - Built-in factory-trimmed 24MHz RC oscillator
 - Built-in 128KHz RC oscillator
 - High-speed external 4~25MHz oscillator
 - Power on/down reset, programmable voltage detector
- 1 group of 1-channel general-purpose DMA controller
 - 7 channels, support ring buffer
 - Support TIMx/ADC /USART/I2C/SPI


- 1 group of OPA and comparator: connected with ADC and TIM2
- 1 group of 10-bit ADC
 - Analog input range: 0~V_{DD}
 - 8 external signals + 2 internal signals
 - Support external delayed triggering
- Multiple timers
 - 1 16-bit advanced-control timers, with dead zone control and emergency brake; can offer PWM complementary output for motor control
 - 1 16-bit general-purpose timers, provide input capture/output comparison/PWM/pulse counting/incremental encoder input
 - 2 watchdog timers (independent watchdog and window watchdog)
 - SysTick: 32-bit counter
- Communication interfaces
 - 1 USART interfaces
 - 1 I2C interfaces
 - 1 SPI interfaces
- GPIO port
 - 3 groups of GPIO ports, 18 I/O ports
 - Mapping 1 external interrupt
- Security features: 64-bit unique ID
- Debug mode: 1-wire serial debug interface (SDI)
- Package: SOP, TSSOP or QFN


| Model | Flash memory | SRAM | Pin | General- purpose I/O | Advanced- control timer | | Watchdog | System clock source | Channel | | I2C | USART | Package Form |
|--------------|-----------------|------|-----|----------------------------|-------------------------------|---|----------|---------------------------|---------|---|-----|-------|-----------------|
| CH32V003F4P6 | 100 | 21/2 | 20 | 10 | 1 | 1 | 2 | 2 | 0 | 1 | 1 | 1 | TSSOP20 |
| CH32V003F4U6 | 16K | 2K | 20 | 18 | 1 | 1 | Z | 3 | 8 | 1 | 1 | | QFN20 |
| CH32V003A4M6 | 16K | 2K | 16 | 14 | 1 | 1 | 2 | 3 | 6 | | 1 | 1 | SOP16 |
| CH32V003J4M6 | 16K | 2K | 8 | 6 | 1 | 1 | 2 | 3 | 6 | - | 1 | 1 | SOP8 |

Chapter 1 Specification

1.1 System architecture

The microcontroller is based on the RISC-V instruction set of QingKe V2A design, and its architecture includes the core, arbitration unit, DMA module, SRAM storage and other parts of the interaction through multiple groups of buses. The design integrates a general-purpose DMA controller to reduce CPU load and improve access efficiency, and also has data protection mechanisms and automatic clock switching protection to increase system stability. The following diagram shows the overall architecture of the product.





1.2 Memory map





Figure 1-2 Memory address map

1.3 Clock tree

Three groups of clock sources are introduced into the system: internal high-frequency RC oscillator (HSI), internal low-frequency RC oscillator (LSI), external high-frequency oscillator (HSE), and external low-frequency oscillator (LSE). Among them, the low-frequency clock source provides the clock reference for RTC and independent watchdog. The high-frequency clock source is directly or indirectly output as system clock (SYSCLK) via 2X frequency. The system clock is then provided by each prescaler to provide the AHB domain in peripheral control clock and sampling or output clock. Some modules need to be directly provided by the PLL clock.

Figure 1-3 Clock tree block diagram



1.4 Functional description

1.4.1 RISC-V2A processor

The RISC-V2A supports the EC subset of the RISC-V instruction set. The processor is managed internally in a modular fashion and contains units such as a fast programmable interrupt controller (PFIC), extended instruction support, and more. The bus is connected to an external unit module to enable interaction between the external function module and the core. RV32EC instruction set, small-end data mode.

The processor with its minimal instruction set, multiple operating modes, and modular custom expansion can be flexibly applied to different scenarios of microcontroller design, such as small area low-power embedded scenarios.

- Support machine mode
- Fast Programmable Interrupt Controller (PFIC)
- 2-level hardware interrupt stack
- 1-wire serial debug interface (SDI)
- Custom extended commands

1.4.2 On-chip memory and boot mode

Built-in 2K bytes SRAM area for data storage, data loss after power down.

Built-in 16K bytes of program flash memory storage (Code FLASH) for user applications and constant data storage.

Built-in 1920 bytes of system storage (System FLASH) for system bootloader storage (factory-cured bootloader)

64 bytes are used for the system non-volatile configuration information storage area and 64 bytes are used for the user select word storage area.

Support Boot and user code jumping to each other.

1.4.3 Power supply scheme

 $V_{DD} = 2.7 \sim 5.5$ V: Power supply for some I/O pins and internal voltage regulator (V_{DD} performance gradually deteriorates if less than 2.9V when using ADC).

1.4.4 Power supply monitor

This product integrates a power-on reset (POR)/power-down reset (PDR) circuit, which is always in working condition to ensure that the system is in supply. It works when the power exceeds 2.7V; when V_{DD} is lower than the set threshold ($V_{POR/PDR}$), the device is placed in the reset state without using an external reset circuit.

In addition, the system is equipped with a programmable voltage monitor (PVD), which needs to be turned on by software to compare the voltage of V_{DD} power supply with the set threshold V_{PVD} . Turn on the corresponding edge interrupt of PVD, and you can receive interrupt notification when V_{DD} drops to the PVD threshold or rises to the PVD threshold. Refer to Chapter 4 for the values of $V_{POR/PDR}$ and V_{PVD} .

1.4.5 Voltage regulator

After reset, the regulator is automatically turned on, and there are 3 operation modes according to the application mode.

- ON mode: Normal operation, providing stable core power.
- Low-power mode: When the CPU enters Stop mode, system automatically enters Standby mode.

1.4.6 Low-power mode

The system supports 2 low-power modes, which can be selected for low-power consumption, short start-up time and multiple wake-up events to achieve the best balance.

• Sleep mode

In Sleep mode, only the CPU clock is stopped, but all peripheral clocks are powered normally and the peripherals are in a working state. This mode is the shallowest low-power mode, but it is the fastest mode to wake up the system.

Exit condition: any interrupt or wake-up event.

• Standby mode

The PDDS and SLEEPDEEP bits are set, and the WFI/WFE instruction is executed to enter. The power supply of the kernel part is turned off, and the RC oscillator of HSI and the HSE crystal oscillator are also turned off, and the lowest power consumption can be achieved in this mode.

Exit conditions: any external interrupt/event (EXTI signal), external reset signal on NRST, IWDG reset, where EXTI signal includes one of 18 external I/O ports, output of PVD, AWU auto-wakeup.

1.4.7 Fast Programmable Interrupt Controller (PFIC)

The product's built-in Fast Programmable Interrupt Controller (PFIC) supports up to 255 interrupt vectors, providing flexible interrupt management capabilities with minimal interrupt latency. The current product manages 4 core private interrupts and 23 peripheral interrupt management, with other interrupt sources reserved. the registers of PFIC are all accessible in machine privileged mode.

- 2 individually maskable interrupts
- Provide a non-maskable interrupt NMI
- Hardware interrupt stack (HPE) support without instruction overhead
- Provide 2-way meter-free interrupt (VTF)
- Support vector table mode for address or instruction mode
- Support 2-level interrupt nesting
- Support break tail link function

1.4.8 External interrupt/event controller (EXTI)

The external interrupt/event controller contains a total of 8 edge detectors for generating interrupt/event requests. Each interrupt line can be independently configured with its trigger event (rising or falling edge or double edge) and can be individually masked; the pending register maintains the status of all interrupt requests. EXTI can detect clock cycles with pulse widths less than the internal AHB. 18 general purpose I/O ports are optionally connected to the same external interrupt source.

1.4.9 General-purpose DMA controller

The system has built-in 1 group of general-purpose DMA controllers, manages 8 channels in total, and flexibly handles high-speed data transmission from memory to memory, peripherals to memory, and memory to peripherals, and supports ring buffer mode. Each channel has a dedicated hardware DMA request logic to support one or more peripherals' access requests to the memory. The access priority, transfer length, source address and destination address of the transfer can be configured.

The main peripherals used by DMA include: general-purpose/advanced-control/basic timers TIMx, DAC,

USART, I2C and SPI.

Note: DMA and CPU access the system SRAM after arbitration by the arbiter.

1.4.10 Clock and boot

The system clock source HSI is turned on by default. After the clock is not configured or reset, the internal 24MHz RC oscillator is used as the default CPU clock, and then an external 4~25MHz clock or PLL clock can be additionally selected. When the clock security mode is turned on, if the HSE is used as the system clock (directly or indirectly), the system clock will automatically switch to the internal RC oscillator when the external clock is detected to be invalid, and the HSE and PLL will be automatically turned off at the same time; in low-power consumption mode, the system will automatically switch to the internal RC oscillator after waking up. If the clock interrupt is enabled, the software can receive the corresponding interrupt.

1.4.11 Analog-to-digital converter (ADC)

The product is embedded with a 10-bit analog/digital converter (ADC) that shares up to eight external channels and two internal channel samples, with programmable channel sampling times for single, continuous, sweep or intermittent conversion. Provides analog watchdog function allows very accurate monitoring of one or more selected channels for monitoring channel signal voltages. Supports external event-triggered transitions with trigger sources including internal signals from the on-chip timer and external pins. Support for using DMA operation. Supports external trigger delay function. When this function is enabled, the controller delays the trigger signal according to the configured delay time when an external trigger edge is generated, and the ADC conversion is triggered as soon as the delay time is reached.

1.4.12 Timer and watchdog

The timers in the system include an advanced-control timer, a general-purpose timer, two watchdog timers and system time base timer.

• Advanced-control timer

The advanced-control timer is a 16-bit auto-loading up/down counter with a 16-bit programmable prescaler. In addition to the complete general-purpose timer function, it can be regarded as a three-phase PWM generator distributed to 6 channels, with a complementary PWM output function with dead zone insertion, allowing the timer to be updated after a specified number of counter cycles to repeat counting cycle, braking function, etc. Many functions of the advanced-control timer are the same as the general timer, and the internal structure is also the same. Therefore, the advanced-control timer can cooperate with other TIM timers through the timer link function to provide synchronization or event link functions.

• General-purpose timer

The general-purpose timer is a 16-bit or 32-bit auto-loading up/down counter with a programmable 16-bit prescaler and 4 independent channels. Each channel supports input capture, output comparison, and PWM generation and single pulse mode output. It can also work with advanced-control timers through the timer link function to provide synchronization or event link functions. In Debug mode, the counter can be frozen while the PWM outputs are disabled, thereby cutting off the switches controlled by these outputs. Any general-purpose timer can be used to generate PWM output. Each timer has an independent DMA request mechanism. These timers can also process signals from incremental encoders, as well as digital outputs from 1 to 3 Hall sensors.

• Independent watchdog

The independent watchdog is a configurable 12-bit down counter that supports 7 frequency division factors. The clock is provided by an internal independent 128 KHz RC oscillator (LSI); because the LSI is independent of the main clock, it can run in Stop and Standby modes. IWDG is outside the main program and can work completely independently. Therefore, it is used to reset the entire system when a problem occurs, or as a free timer to provide timeout management for the application. It can be configured as software or hardware to start the watchdog through the option byte. In Debug mode, the counter can be frozen.

• Window Watchdog

The window watchdog is a 7-bit down counter and can be set to free-running. It can be used to reset the entire system when a problem occurs. It is driven by the main clock and has an early warning interrupt function; in Debug mode, the counter can be frozen.

• SysTick Timer

This is a 32-bit optional increment or decrement counter that comes with the core controller. It is used to generate SYSTICK anomalies (exception number: 15). It can be dedicated to the real-time operating system (RTOS) to provide a "heartbeat" tick for the system, or it can be used as a standard 32-bit counter. It has an automatic reload function and a programmable clock source.

1.4.13 Communication interface

1.4.13.1 Universal Synchronous/Asynchronous Receiver Transmitter (USART)

The product provides 1 group of Universal Synchronous/Asynchronous Receiver Transmitters (USART). It supports full-duplex asynchronous communication, synchronous one-way communication and half-duplex single-wire communication. It also supports LIN (Local Interconnect Network), compatible with ISO7816 smart card protocol and IrDA SIR ENDEC transmission codec specification, and modem (CTS/RTS hardware flow control) operation. It also allows multi-processor communication. It uses a fractional baud rate generator system and supports DMA operation continuous communication.

1.4.13.2 Serial Peripheral Interface (SPI)

1 serial peripherals interface (SPI) provide master or slave operation, dynamic switching. Support multi-master mode, full-duplex or half-duplex synchronous transmission, support basic SD card and MMC mode. Programmable clock polarity and phase, data bit width provides 8 or 16-bit selection, hardware CRC generation/check for reliable communication, and continuous communication support for DMA operation.

1.4.14.3 I2C bus

1 I2C bus interface, able to work in multi-master mode or slave mode, complete with all I2C bus specific timing, protocols, arbitration, etc., supporting both standard and fast communication speeds.

The I2C interface provides 7-bit or 10-bit addressing and supports dual slave address addressing in 7-bit slave mode. A hardware CRC generator/checker is built-in.

1.4.14 General-purpose input and output (GPIO)

The system provides 3 groups of GPIO ports with a total of 18 GPIO pins. Each pin can be configured by software as output (push-pull or open-drain), input (with or without pull-up or pull-down) or multiplexed peripheral function port. Most GPIO pins are shared with digital or analog multiplexed peripherals. Except for ports with analog input functions, all GPIO pins have high current passing capabilities. A locking mechanism is provided to freeze the I/O configuration to avoid accidental writing to the I/O register.

The I/O pins in the system is provided by V_{DD} . Changing the V_{DD} power supply will change the high value of the I/O pin output level to adapt to the external communication interface level. Please refer to the pin description for specific pins.

1.4.15 Operational amplifier/comparator (OPA)

The product has a built-in set of op-amps/comparators, with internal selection associated to the ADC and TIM2 (CH1) peripherals, whose inputs and outputs can be selected by changing the configuration for multiple channels. Support for external analog small signals are amplified and fed into the ADC to achieve small signal ADC conversion, can also complete the signal comparator function, the comparison results from the GPIO output or directly into the TIMx input channel.

1.4.16 1-wire serial debug interface (SDI)

The core comes with a 1-wire serial debug interface, SWIO pin (Single Wire Input Output). The default debug interface pin function is turned on after system power on or reset.


Chapter 2 Pinouts and pin definition

2.1 Pin arrangement

CH32V003F4P6




CH32V003F4U6



CH32V003A4M6

| $ \begin{array}{r} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 8 \end{array} $ | PC1/SDA/NSS/T2CH4_/T2CHIETR_/T1BKIN_/UP PC2/SCL/URTS/T1BKIN/AETR_/T2CH2_/T1ETR_ PC3/T1CH3/T1CHIN_/UCTS_ PC4/A2/T1CH4/MCO/T1CH1CH2N_ PC6/MOSI/T1CH1CH3N_/UCTS_/SDA_ PC7/MISO/T1CH2_/T2CH2_/URTS_ PD1/SWI0/AETR2/T1CH3N/SCL_/ŪRX_ PD4/A7/UCK/T2CHIETR/OP0/T1CH4ETR_ | RX_ PC0/T2CH3/UTX_/NSS_/T1CH3 VDD VSS PA2/OSCO/A0/T1CH2N/OPP0/AETR2 PA1/OSCI/A1/T1CH2/OPP0 PD7/NRST/T2CH4/OPP1/UCK PD6/A6/URX/T2CH3_/UTX_ PD5/A5/UTX/T2CH4_/URX_ | $ \begin{array}{r} 16 \\ 15 \\ 14 \\ 13 \\ 12 \\ 11 \\ 10 \\ 9 \\ \end{array} $ |
|--|--|---|---|
|--|--|---|---|

CH32V003J4M6



Note: The multiplexed functions in the pin diagram are abbreviated.

Example: A: ADC, A7 (ADC_IN7) T: TIME, T2CH4 (TIM2_CH4) U: USART, URX (USART_RX) OP: OPA, OPO (OPA_OUT), OPP1 (OPA_P1) OSCI (OSCIN) OSCO (OSCOUT) SDA (I2C_SDA) SCL (I2C_SCL) SCK (SPI_SCK) NSS (SPI_NSS) MOSI (SPI_MOSI) MISO (SPI_MISO) AETR(ADC_ETR)

2.2 Pin description

Table 2-1 CH32V003xx pin definitions

Note: The pin function descriptions in the table below are for all functions and do not relate to specific model products. Peripheral resources may vary between models, so please check the availability of this function according to the product model resource table before viewing.

| | Pin 1 | No. | | | | Main | | |
|-------|--------|-------|------|-------------|-------------|------------------------------|---|-----------------------|
| SOP16 | TSSOP2 | QFN20 | SOP8 | Pin name | Pin type | function (after reset) | Default alternate function | Remapping function |
| - | - | 0 | - | VSS | Р | VSS | - | - |
| 8 | 1 | 18 | 8 | PD4 | I/O/A | PD4 | UCK/T2CH1ETR ⁽¹⁾ /A7/ OPO | TIETR_2/T1CH4_3 |
| 9 | 2 | 19 | 8 | PD5 | I/O/A | PD5 | UTX/A5 | T2CH4_3/URX_2 |
| 10 | 3 | 20 | 1 | PD6 | I/O/A | PD6 | URX/A6 | T2CH3_3/UTX_2 |
| 11 | 4 | 1 | - | PD7 | I/O/A | PD7 | NRST/T2CH4/OPP1 | UCK_1/UCK_2/T2CH4_2 |
| 12 | 5 | 2 | 1 | PA1 | I/O/A | PA1 | T1CH2/A1/OPN0 | OSCI/T1CH2_2 |
| 13 | 6 | 3 | 3 | PA2 | I/O/A | PA2 | TICH2N/A0/OPP0 | OSCO/AETR2_1/TICH2N_2 |
| 14 | 7 | 4 | 2 | VSS | Р | VSS | - | - |
| - | 8 | 5 | - | PD0 | I/O/A | PD0 | TICH1N/OPN1 | SDA_1/UTX_1/TICH1N_2 |
| 15 | 9 | 6 | 4 | VDD | Р | VDD | - | - |
| 16 | 10 | 7 | - | PC0 | I/O | PC0 | T2CH3 | NSS_1/UTX_3/T2CH3_2 |

| | | | | | | | | 1 | | | | | | | | | | | | | |
|---|----|----|---|-----|--------|-----|--------------------|--------------------------------------|--|--|--|--|--|--|--|--|--|--|--|--|----------------------|
| | | | | | | | | /T1CH3_1 | | | | | | | | | | | | | |
| | | | | | | | | T1BKIN_1/T2CH4_1 | | | | | | | | | | | | | |
| 1 | 11 | 8 | 5 | PC1 | I/O/FT | PC1 | SDA/NSS | T2CH1ETR ⁽¹⁾ _2/URX_3 | | | | | | | | | | | | | |
| | | | | | | | | /T2CH1ETR ⁽¹⁾ _3/T1BKIN_3 | | | | | | | | | | | | | |
| | | | | | | | | AETR_1/T2CH2_1 | | | | | | | | | | | | | |
| 2 | 12 | 9 | 6 | PC2 | I/O/FT | PC2 | SCL/URTS/T1BKIN | /T1ETR_3/URTS_1 | | | | | | | | | | | | | |
| | | | | | | | | /T1BKIN_2 | | | | | | | | | | | | | |
| 3 | 13 | 10 | - | PC3 | I/O | PC3 | T1CH3 | T1CH1N_1/UCTS_1 | | | | | | | | | | | | | |
| 3 | 15 | 10 | - | PCS | 1/0 | PC3 | ПСПЭ | /T1CH3_2/T1CH1N_3 | | | | | | | | | | | | | |
| 4 | 14 | 11 | 7 | | I/O/A | DC4 | | T1CH2N_1/T1CH4_2 | | | | | | | | | | | | | |
| 4 | 14 | 11 | / | PC4 | I/O/A | PC4 | T1CH4/MCO/A2 | /T1CH1_3 | | | | | | | | | | | | | |
| | | | | | | | | T2CH1ETR ⁽¹⁾ _1/SCL_2 | | | | | | | | | | | | | |
| - | 15 | 12 | - | PC5 | I/O/FT | PC5 | SCK/T1ETR | /SCL_3/UCK_3/T1ETR_1 | | | | | | | | | | | | | |
| | | | | | | | | /T1CH3_3/SCK_1 | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | T1CH1_1/UCTS_2/SDA_2 |
| 5 | 16 | 13 | _ | PC6 | I/O/FT | PC6 | MOSI | /SDA_3/UCTS_3/T1CH3N_ | | | | | | | | | | | | | |
| 5 | 10 | 15 | - | PC0 | 1/0/F1 | PC0 | MOSI | 3 | | | | | | | | | | | | | |
| | | | | | | | | /MOSI_1 | | | | | | | | | | | | | |
| | | | | | | | | T1CH2_1/URTS_2 | | | | | | | | | | | | | |
| 6 | 17 | 14 | - | PC7 | I/O | PC7 | MISO | /T2CH2_3/URTS_3 | | | | | | | | | | | | | |
| | | | | | | | | /T1CH2_3/MISO_1 | | | | | | | | | | | | | |
| 7 | 18 | 15 | 8 | PD1 | I/O/A | PD1 | SWIO/T1CH3N/AETR2 | SCL_1/URX_1/T1CH3N_1 | | | | | | | | | | | | | |
| / | 10 | 13 | 0 | PDI | I/U/A | PDI | SWIU/IIUTIN/AEIKZ | /T1CH3N_2 | | | | | | | | | | | | | |
| | 19 | 16 | | PD2 | I/O/A | PD2 | T1CH1/A3 | T2CH3_1/T1CH2N_3 | | | | | | | | | | | | | |
| - | 19 | 10 | - | rD2 | 1/0/A | PD2 | ПСП1/А3 | /T1CH1_2 | | | | | | | | | | | | | |
| - | 20 | 17 | - | PD3 | I/O/A | PD3 | A4/T2CH2/AETR/UCTS | T2CH2_2/T1CH4_1 | | | | | | | | | | | | | |

Note: 1. TIM2_CH1, TIM2_ETR;

2. The value after the underline of the remapping function indicates the configuration value of the corresponding bit in the AFIO register. For example: T1CH4_3 indicates that the corresponding bit of the AFIO register is configured as 11b;

3. Explanation of table abbreviations:

I = *TTL/CMOS* level Schmitt input.

O = CMOS level tri-state output.

P = power supply.

FT = 5V tolerant.

A = Analog signal input or output.

2.3 Pin alternate functions

Note: The pin function descriptions in the table below are for all functions and do not relate to specific model products. Peripheral resources may vary between models, so please check the availability of this function according to the product model resource table before viewing.

| Alternate | ADC | TIM1 | TIM2 | USART | SYS | I2C | SPI | SWIO | OPA |
|------------|--------------|------------------------------------|---|---------------|------|-------------|-------------|------|--------------|
| Pin PA1 | Al | T1CH2/T1CH2 2 | | | OSCI | | | | OPN0 |
| | A0/AETR2 1 | | | | | | | | OPN0 OPP0 |
| PA2 | $A0/AE1K2_1$ | T1CH2N/T1CH2N_2 | | | OSCO | | NGC 1 | | OPPU |
| PC0 | | T1CH3_1 | T2CH3/T2CH3_2 | UTX_3 | | | NSS_1 | | |
| PC1 | | T1BKIN_1/T1BKIN_3 | T2CH4_1/T2CH1ETR ⁽¹⁾ _2 /T2CH1ETR ⁽¹⁾ _3 | URX_3 | | SDA | NSS | | |
| PC2 | AETR_1 | T1BKIN/T1ETR_3 /T1BKIN_2 | T2CH2_1 | URTS/URTS_1 | | SCL | | | |
| PC3 | | T1CH3/T1CH1N_1 T1CH3 2/T1CH1N 3 | | UCTS_1 | | | | | |
| PC4 | A2 | T1CH4/T1CH2N_1 /T1CH4 2/T1CH1 3 | | | MCO | | | | |
| PC5 | | T1ETR/T1CH3_3 /T1ETR_1 | T2CH1ETR ⁽¹⁾ _1 | UCK_3 | | SCL_2/SCL_3 | SCK/SCK_1 | | |
| PC6 | | T1CH1 1/T1CH3N 3 | | UCTS 2/UCTS 3 | | SDA 2/SDA 3 | MOSI/MOSI 1 | | |
| PC7 | | T1CH2 1/T1CH2 3 | T2CH2 3 | URTS 2/URTS 3 | | | MISO/MISO 1 | | |
| PD0 | | T1CH1N/T1CH1N 2 | | UTX 1 | | SDA 1 | | | OPN1 |
| PD1 | AETR2 | T1CH3N/T1CH3N_1 /T1CH3N_2 | | URX_1 | | SCL_1 | | SWIO | |
| PD2 | A3 | T1CH1/T1CH2N_3 /T1CH1_2 | T2CH3_1 | | | | | | |
| PD3 | A4/AETR | T1CH4_1 | T2CH2/T2CH2_2 | UCTS | | | | | |
| PD4 | A7 | T1ETR 2/T1CH4 3 | T2CH1ETR ⁽¹⁾ | UCK | | | | | OPO |
| PD5 | A5 | | T2CH4 3 | UTX/URX 2 | | | | | |
| PD6 | A6 | | T2CH3 3 | URX/UTX 2 | | | | | |
| PD7 | | | T2CH4/T2CH4_2 | UCK_1/UCK_2 | NRST | | | | OPP1 |

Note: TIM2_CH1, *TIM2_ETR.*

Chapter 3 Electrical characteristics


3.1 Test conditions


Unless otherwise specified and marked, all voltages are referenced to V_{SS} .

All minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and clock frequency. Typical values are based on normal temperature (25°C) and $V_{DD} = 3.3V$ or 5V environment, which are given only as design guidelines.

The data based on comprehensive evaluation, design simulation or technology characteristics are not tested in production. On the basis of comprehensive evaluation, the minimum and maximum values refer to sample tests. Unless otherwise specified that is tested, the characteristic parameters are guaranteed by comprehensive evaluation or design.

Power supply scheme:





3.2 Absolute maximum ratings

Stresses at or above the absolute maximum ratings listed in the table below may cause permanent damage to the device.

Table 3-1 Absolute maximum ratings

| Symbol | Description | Min. | Max. | Unit |
|---|---|----------------------|----------------------|------|
| T _A | Ambient temperature during operation | -40 | 85 | °C |
| Ts | Ambient temperature during storage | -40 | 125 | °C |
| V _{DD} -V _{SS} | External main supply voltage (V _{DD}) | -0.3 | 5.5 | V |
| V | Input voltage on the FT (5V tolerant) pin | V _{SS} -0.3 | 5.5 | V |
| V _{IN} | Input voltage on other pins | V _{SS} -0.3 | V _{DD} +0.3 | |
| $ \triangle V_{DD_x} $ | Variations between different main power supply pins | | 50 | mV |
| $\left \bigtriangleup V_{SS_x} \right $ | Variations between different ground pins | | 50 | mV |

| V _{ESD(HBM)} | Electrostatic discharge voltage (human body model, non-contact) | 4K | | V |
|-----------------------|---|----|-------|----|
| I _{VDD} | Total current into V_{DD} power lines (supply current) | | 100 | |
| I _{Vss} | Total current out of Vss ground lines (outflow current) | | 80 | |
| т | Sink current on any I/O and control pin | | 20 | |
| I _{I/O} | Output current on any I/O and control pin | | -20 | mA |
| т | OSC_IN pin of HSE | | +/-4 | |
| I _{INJ(PIN)} | Injected current on other pins | | +/-4 | |
| $\sum I_{INJ(PIN)}$ | Total injected current on all I/Os and control pins | | +/-20 | |

3.3 Electrical characteristics

3.3.1 Operating conditions

Table 3-2 General operating conditions

| Symbol | Parameter | Condition | Min. | Max. | Unit |
|-------------------|------------------------------|-----------------------|------|------|------|
| F _{HCLK} | Internal AHB clock frequency | | | 50 | MHz |
| N/ | Standard operating voltage | ADC not used | 2.7 | 5.5 | V |
| V_{DD} | Standard operating voltage | Use ADC (recommended) | 2.8 | 5.5 | v |
| T _A | Ambient temperature | | -40 | 85 | °C |
| T_{J} | Junction temperature range | | -40 | 85 | °C |

 Table 3-3 Power-on and power-down conditions

| Symbol | Parameter | Condition | Min. | Max. | Unit |
|------------------|--------------------------------|-----------|------|----------|-------|
| 1 | V _{DD} rise time rate | | 0 | ∞ | 118/V |
| t _{VDD} | V_{DD} fall time rate | | 30 | 8 | us/V |

3.3.2 Embedded reset and power control block characteristics

Table 3-4 Reset and voltage monitor (For PDR, select high threshold gear)

| Symbol | Parameter | Condition | Min. | Тур. | Max. | Unit |
|-----------------|---|-------------------------------|------|------|------|------|
| | | PLS[2:0] = 000 (rising edge) | | 2.85 | | V |
| | | PLS[2:0] = 000 (falling edge) | | 2.7 | | V |
| | | PLS[2:0] = 001 (rising edge) | | 3.05 | | V |
| | | PLS[2:0] = 001 (falling edge) | | 2.9 | | V |
| | | PLS[2:0] = 010 (rising edge) | | 3.3 | | V |
| | D | PLS[2:0] = 010 (falling edge) | | 3.15 | | V |
| $V_{PVD}^{(1)}$ | Programmable voltage detector level selection | PLS[2:0] = 011 (rising edge) | | 3.5 | | V |
| | detector level selection | PLS[2:0] = 011 (falling edge) | | 3.3 | | V |
| | | PLS[2:0] = 100 (rising edge) | | 3.7 | | V |
| | | PLS[2:0] = 100 (falling edge) | | 3.5 | | V |
| | | PLS[2:0] = 101 (rising edge) | | 3.9 | | V |
| | | PLS[2:0] = 101 (falling edge) | | 3.7 | | V |
| | | PLS[2:0] = 110 (rising edge) | | 4.1 | | V |

| | | PLS[2:0] = 110 (falling edge) | | 3.9 | | V |
|-----------------------|---------------------|-------------------------------|------|------|------|----|
| | | PLS[2:0] = 111 (rising edge) | | 4.4 | | V |
| | | PLS[2:0] = 111 (falling edge) | | 4.2 | | V |
| V _{PVDhyst} | PVD hysteresis | | | 0.18 | | V |
| V | Power-on/power-down | Rising edge | 2.32 | 2.5 | 2.68 | V |
| V _{POR/PDR} | reset threshold | Falling edge | 2.3 | 2.48 | 2.66 | V |
| VPDRhyst | PDR hysteresis | | | 20 | | mV |
| + | Power on reset | | 12 | 17 | 22 | mS |
| t _{RSTTEMPO} | Other resets | | | 300 | | uS |

Note: 1. Normal temperature test value.

3.3.3 Embedded reference voltage


Table 3-5 Embedded reference voltage

| Symbol | Parameter | Condition | Min. | Тур. | Max. | Unit |
|------------------|----------------------------|---------------------------------------|------|------|------|-------------|
| VREFINT | Internal reference voltage | $T_A = -40^{\circ}C \sim 85^{\circ}C$ | 1.17 | 1.2 | 1.23 | V |
| | ADC sampling time when | | | | | |
| $T_{S_vrefint}$ | reading the internal | | 3 | | 500 | $1/f_{ADC}$ |
| | reference voltage | | | | | |

3.3.4 Supply current characteristics

Current consumption is a comprehensive index of a variety of parameters and factors. These parameters and factors include operating voltage, ambient temperature, I/O pin load, the software configuration of the product, the operating frequency, flip rate of the I/O pin, the location of the program in memory and the executed code, etc. The current consumption measurement method is as follows:

Figure 3-2 Current consumption measurement



The microcontroller is in the following conditions:

Normal temperature VDD = 3.3V or 5V case, when testing: all IO ports configured with pull-down inputs; HSI on when testing HSE, HSE off when testing HSI, HSE= 24M, HIS= 24M (calibrated); system clock source CLK*2 when FHCLK= 48MHz, 16MHz; clock on all peripherals only when turning on all peripherals. Enables or disables power consumption of all peripheral clocks.

| _ | | | (| $v_{\rm DD} = 3.3 v$) | | | |
|---|----------------|------------|--------------------------|------------------------|-----|-----------------|------|
| | | | | | Ту | νp. | |
| | Symbol | Parameter | Condit | Condition A | | All peripherals | Unit |
| | | | | | | disabled | |
| | | | | $F_{HCLK} = 48 MHz$ | 7.0 | 4.6 | |
| | | | | $F_{HCLK} = 24 MHz$ | 5.2 | 4.2 | |
| | | | External clock | $F_{HCLK} = 16 MHz$ | 4.6 | 3.8 | |
| | | | | $F_{HCLK} = 8MHz$ | 3.1 | 2.7 | |
| | | Supply | | $F_{HCLK} = 750 KHz$ | 1.8 | 1.8 | |
| | $I_{DD}^{(1)}$ | current in | Runs on the | $F_{HCLK} = 48 MHz$ | 6.3 | 3.9 | mA |
| | | Run mode | high-speed internal | $F_{HCLK} = 24 MHz$ | 4.3 | 3.1 | |
| | | | RC oscillator (HSI). | $F_{HCLK} = 16 MHz$ | 3.9 | 3.1 | |
| | | | Uses AHB prescaler | $F_{HCLK} = 8MHz$ | 2.3 | 1.9 | |
| | | | to reduce the frequency. | | 1.1 | 1.0 | |

 $(V_{DD} = 3.3V)$

Note: 1. The above are measured parameters.

2. When VDD < 3V, the current power consumption will increase.

Table 3-6-2 Typical current consumption in Run mode, data processing code runs from the internal Flash

 $(V_{DD} = 5V)$

| | | | Condition | | /p. | |
|----------------|------------|--------------------------|----------------------|-----|-----------------|------|
| Symbol | Parameter | Condit | | | All peripherals | Unit |
| | | | | | disabled | |
| | | | $F_{HCLK} = 48 MHz$ | 8.0 | 5.6 | |
| | | | $F_{HCLK} = 24 MHz$ | 6.4 | 5.6 | |
| | | External clock | $F_{HCLK} = 16 MHz$ | 5.8 | 5.0 | |
| | | | $F_{HCLK} = 8MHz$ | 3.8 | 3.4 | |
| | Supply | | $F_{HCLK} = 750 KHz$ | 2.2 | 2.1 | |
| $I_{DD}^{(1)}$ | current in | Runs on the | $F_{HCLK} = 48 MHz$ | 7.3 | 4.9 | mA |
| | Run mode | high-speed internal | $F_{HCLK} = 24 MHz$ | 5.3 | 4.1 | |
| | | RC oscillator (HSI). | $F_{HCLK} = 16MHz$ | 5.0 | 4.3 | |
| | | Uses AHB prescaler | $F_{HCLK} = 8MHz$ | 3.1 | 2.7 | |
| | | to reduce the frequency. | $F_{HCLK} = 750 KHz$ | 1.4 | 1.4 | |

Note: 1. The above are measured parameters.

Table 3-7-1 Typical current consumption in Sleep mode, data processing code runs from internal Flash or SRAM ($V_{DD} = 3.3V$)

| | | | | | Ту | | |
|-----|-------------------|-----------|----------------|---------------------|-----------------|-----------------|------|
| Syr | mbol | Parameter | Condition | | All peripherals | All peripherals | Unit |
| | | | | | enabled | disabled | |
| ID | DD ⁽¹⁾ | Supply | External clock | $F_{HCLK} = 48 MHz$ | 4.9 | 2.5 | mA |

| current in | | $F_{\mathrm{HCLK}} = 24 M H z$ | 2.9 | 1.7 | |
|----------------|---------------------------------------|--------------------------------|-----|-----|--|
| Sleep mode | | $F_{HCLK} = 16 MHz$ | 2.5 | 1.7 | |
| (In this case, | | $F_{HCLK} = 8MHz$ | 1.7 | 1.3 | |
| peripheral | | $F_{\rm HCLK} = 750 {\rm KHz}$ | 1.2 | 1.1 | |
| power supply | Runs on the | $F_{HCLK} = 48 MHz$ | 4.2 | 1.8 | |
| and clock are | high-speed internal | $F_{\rm HCLK} = 24 MHz$ | 2.2 | 1.0 | |
| maintained) | RC oscillator | $F_{HCLK} = 16 MHz$ | 1.8 | 1.0 | |
| | (HSI). Uses AHB | $F_{HCLK} = 8MHz$ | 1.0 | 0.6 | |
| | prescaler to reduce the frequency. | $F_{HCLK} = 750 KHz$ | 0.4 | 0.4 | |

Note: 1. The above are measured parameters.

Table 3-7-2 Typical current consumption in Sleep mode, data processing code runs from internal Flash or

SRAM ($V_{DD} = 5V$)

| | | Parameter Condition | | Ту | ′p. | |
|----------------|---|---|--------------------------------|-----------------|-----------------|------|
| Symbol | Parameter | | | All peripherals | All peripherals | Unit |
| | | | | enabled | disabled | |
| | | | $F_{HCLK} = 48 MHz$ | 4.9 | 2.5 | |
| | | Supply External clock current in Sleep mode | $F_{HCLK} = 24 MHz$ | 2.9 | 1.7 | |
| | | | $F_{HCLK} = 16 MHz$ | 2.5 | 1.7 | |
| | | | $F_{HCLK} = 8MHz$ | 1.7 | 1.3 | |
| | 1 | | $F_{\rm HCLK} = 750 {\rm KHz}$ | 1.2 | 1.1 | |
| $I_{DD}^{(1)}$ | (In this case, | Runs on the | $F_{HCLK} = 48 MHz$ | 4.2 | 1.8 | mA |
| | peripheral | high-speed internal | $F_{HCLK} = 24 MHz$ | 2.2 | 1.0 | |
| | and clock are | power supply RC oscillator | $F_{HCLK} = 16 MHz$ | 1.8 | 1.0 | |
| | | (HSI). Uses AHB | $F_{HCLK} = 8MHz$ | 1.0 | 0.6 | |
| | maintained) (1101). Used 11111 prescaler to reduce the frequency. | | $F_{HCLK} = 750 KHz$ | 0.4 | 0.4 | |

Note: 1. The above are measured parameters.

| Table 3-8 Typical | current consumption | in Standby mode |
|-------------------|---------------------|-----------------|
| Tuble 5 6 Typical | current consumption | In Standoy mode |

| Symbol | Parameter Cond | | Condition | | Unit |
|-----------------|-------------------|---------|------------------|------|------|
| | | I SL on | $V_{DD} = 3.3V$ | 10.5 | |
| I _{DD} | Supply current in | LSI on | $V_{DD} = 5V$ | 11.1 | |
| | Standby mode | LCL .ff | $V_{DD} = 3.3 V$ | 9.0 | uA |
| | | LSI off | $V_{DD} = 5V$ | 9.6 | |

Note: The above are measured parameters.

3.3.5 External clock source characteristics

 Table 3-9 From external high-speed clock

| Symbol | Parameter | Condition | Min. | Тур. | Max. | Unit |
|---------------------------|-----------------------------|-----------|------------------------------|------|----------|------|
| F_{HSE_ext} | External clock frequency | | 4 | 24 | 25 | MHz |
| $V_{\mathrm{HSEH}}^{(1)}$ | OSC_IN input pin high level | | $0.8 \mathrm{V}_\mathrm{DD}$ | | V_{DD} | V |

| | voltage | | | | |
|-----------------------|------------------------------------|----|----|--------------|----|
| $V_{HSEL}^{(1)}$ | OSC_IN input pin low-level voltage | 0 | | $0.2 V_{DD}$ | V |
| Cin(HSE) | OSC_IN input capacitance | | 5 | | pF |
| DuCy _(HSE) | Duty cycle | 40 | 50 | 60 | % |
| IL | OSC_IN input leakage current | | | ±1 | uA |

Note: 1. Failure to meet this condition may cause level recognition error.

Figure 3-3 External high-frequency clock source circuit




Table 3-10 High-speed external clock generated from a crystal/ceramic resonator


| Symbol | Parameter | Condition | Min. | Тур. | Max. | Unit |
|----------------------|--|--|------|------|------|------|
| Fosc_in | Resonator frequency | | 4 | 24 | 25 | MHz |
| R _F | Feedback resistance | | | 250 | | kΩ |
| С | Recommended load capacitance and corresponding crystal series impedance Rs | $R_{\rm S}=60\Omega^{(1)}$ | | 20 | | pF |
| I ₂ | HSE drive current | $V_{DD} = 3.3 V$, 20p load | | 0.32 | | mA |
| gm | Oscillator transconductance | Startup | | 6.8 | | mA/V |
| t _{SU(HSE)} | Startup time | V _{DD} is stable, 24M crystal | | 2 | | ms |

Note 1: It is recommended that the ESR of 25M crystal should not exceed 60 Ω , and it can be relaxed if it is lower than 25M.

Circuit reference design and requirements:

The load capacitance of the crystal is subject to the recommendation of the crystal manufacturer, generally $C_{L1} = C_{L2}$.

Figure 3-4 Typical circuit of external 24M crystal



3.3.6 Internal clock source characteristics

| Symbol | Parameter | Condition | Min. | Тур. | Max. | Unit |
|----------------------|---|--------------------------------------|------|------|------|------|
| F _{HSI} | Frequency (after calibration) | | | 24 | | MHz |
| DuCy _{HSI} | Duty cycle | | 45 | 50 | 55 | % |
| ACC | Accuracy of HSI oscillator (after | $TA = 0^{\circ}C \sim 70^{\circ}C$ | -1.2 | | 1.6 | % |
| ACC _{HSI} | calibration) | $TA = -40^{\circ}C \sim 85^{\circ}C$ | -2.2 | | 2.2 | % |
| t _{SU(HSI)} | HSI oscillator startup stabilization time | | | 10 | | us |
| I _{DD(HSI)} | HSI oscillator power consumption | | 120 | 180 | 270 | uA |

Table 3-11 Internal high-speed (HSI) RC oscillator characteristics

Table 3-12 Internal low-speed (LSI) RC oscillator characteristics

| Symbol | Parameter | Condition | Min. | Тур. | Max. | Unit |
|----------------------|---|-----------|------|------|------|------|
| F _{LSI} | Frequency | | 100 | 128 | 150 | KHz |
| DuCy _{LSI} | Duty cycle | | 45 | 50 | 55 | % |
| t _{su(lsi)} | LSI oscillator startup stabilization time | | | 80 | | us |
| I _{DD(LSI)} | LSI oscillator power consumption | | | 1.5 | | uA |

3.3.7 Wakeup time from low-power mode

Table 3-13 Wakeup time from low-power mode⁽¹⁾

| Symbol | Parameter | Condition | Тур. | Unit |
|----------------------|--------------------------|--|------|------|
| t _{wusleep} | Wakeup from Sleep mode | Wake up using HSI RC clock | 30 | us |
| t _{wustdby} | Wakeup from Standby mode | LDO stabilization time + HSI RC clock wake up + code load time ⁽²⁾ (take 128K as example) | 200 | us |

Note: The above parameters are measured parameters.

3.3.8 Memory characteristics

Table 3-14 Flash memory characteristics

| | 10010-0-1 | J | | | | |
|-----------------------|----------------------------------|---------------------------------------|------|------|------|------|
| Symbol | Parameter | Condition | Min. | Тур. | Max. | Unit |
| t _{ERASE_64} | Page (64 bytes) programming time | $T_A = -20^{\circ}C \sim 85^{\circ}C$ | 2.4 | | 3.1 | ms |
| t _{ERASE} | Page (64 bytes) erase time | $T_A = -20^{\circ}C \sim 85^{\circ}C$ | 2.4 | | 3.1 | ms |
| t _{prog} | 16-bit programming time | $T_A = -20^{\circ}C \sim 85^{\circ}C$ | 2.4 | | 3.1 | ms |
| t _{ME} | Whole chip erase time | $T_A = -20^{\circ}C \sim 85^{\circ}C$ | 2.4 | | 3.1 | ms |
| V _{prog} | Programming voltage | | 2.8 | | 5.5 | V |

Table 3-15 Flash memory endurance and data retention

| Symbol | Parameter | Condition | Min. | Тур. | Max. | Unit |
|------------------|-----------|---------------------|------|--------------------|------|-------|
| N _{END} | Endurance | $T_A = 25^{\circ}C$ | 10K | 80K ⁽¹⁾ | | times |

| t _{RET} Data retention 10 year |
|---|
|---|

Note: The endurance parameter is actual measured, which is not guaranteed.

3.3.9 I/O port characteristics

| Symbol | Parameter | Condition | Min. | Тур. | Max. | Unit |
|------------------|---|-------------------|--------------------------------------|------|--------------------------------------|------|
| 17 | Standard I/O pin, input high level voltage | | 0.22*(V _{DD} - 2.7)+1.55 | | V _{DD} +0.3 | V |
| V _{IH} | FT I/O pin, input high level voltage | | 0.22*(V _{DD} - 2.7)+1.55 | | 5.5 | V |
| V | Standard I/O pin, input low-level voltage | | -0.3 | | 0.19*(V _{DD} - 2.7)+0.65 | V |
| V _{IL} | FT I/O pin, input low-level voltage | | -0.3 | | 0.19*(V _{DD} - 2.7)+0.65 | V |
| V_{hys} | Schmitt trigger voltage hysteresis | | 150 | | | mV |
| T Torr | Tu une 1 - 1 | Standard I/O port | | | 1 | 4 |
| I _{lkg} | Input leakage current | FT I/O port | | | 3 | uA |
| R _{PU} | Weak pull-up equivalent resistance | | 35 | 45 | 55 | kΩ |
| R _{PD} | Weak pull-down equivalent resistance | | 35 | 45 | 55 | kΩ |
| C _{I/O} | I/O pin capacitance | | | 5 | | pF |

Table 3-16 General-purpose I/O static characteristics

Output drive current characteristics

GPIO (General-Purpose Input/Output Port) can sink or output up to ± 8 mA current, and sink or output ± 20 mA current (not strictly to V_{OL}/V_{OH}). In user applications, the total driving current of all I/O pins cannot exceed the absolute maximum ratings given in Section 3.2:

| Symbol | Parameter | Condition | Min. | Max. | Unit |
|-----------------|---|-----------------------------|----------------------|------|------|
| V _{OL} | Output low level when 8 pins are sunk | TTL port, $I_{I/O} = +8mA$ | | 0.4 | V |
| V _{OH} | Output high level when 8 pins are sourced | $2.7V \le V_{DD} \le 5.5V$ | V _{DD} -0.4 | | v |
| Vol | Output low level when 8 pins are sunk | CMOS port, $I_{I/O} = +8mA$ | | 0.4 | V |
| V _{OH} | Output high level when 8 pins are sourced | $2.7V \le V_{DD} \le 5.5V$ | 2.3 | | v |
| V _{OL} | Output low level when 8 pins are sunk | $I_{I/O} = +20 \text{mA}$ | | 1.3 | V |
| V _{OH} | Output high level when 8 pins are sourced | $2.7V < V_{DD} < 5.5V$ | V _{DD} -1.3 | | v |

Table 3-17 Output voltage characteristics

Note: In the above conditions, if multiple I/O pins are driven at the same time, the total current cannot exceed the absolute maximum ratings given in Table 3.2. In addition, when multiple I/O pins are driven at the same time, the current on the power/ground point is very large, which will cause the voltage drop to make the internal I/O voltage not reach the power supply voltage in the table, resulting in the drive current being less than the nominal value.

| MODEx[1:0] configuration | Symbol | Parameter | Condition | Min. | Max. | Unit |
|--------------------------|--------------------------|--|---|------|------|------|
| 10 | F _{max(I/O)out} | Maximum frequency | $CL = 50 pF, V_{DD} = 2.7-5.5 V$ | | 2 | MHz |
| 10 (2MHz) | t _{f(I/O)out} | Output high to low fall time | CL = 50 = E V = 2.7.5 = 5V | | 125 | ns |
| (2MHZ) | t _{r(I/O)out} | Output low to high rise time | $CL = 50 pF, V_{DD} = 2.7-5.5 V$ | | 125 | ns |
| 01 | F _{max(I/O)out} | Maximum frequency | $CL = 50 pF, V_{DD} = 2.7-5.5 V$ | | 10 | MHz |
| 01 (10MHz) | t _{f(I/O)out} | Output high to low fall time | $CL = 50pF, V_{DD} = 2.7-5.5V$ | | 25 | ns |
| | t _{r(I/O)out} | Output low to high rise time | $CL = 30 \text{pr}, v_{DD} = 2.7 - 3.3 \text{ v}$ | | 25 | ns |
| 11 | F _{max(I/O)out} | Maximum frequency | $CL = 50 pF, V_{DD} = 2.7-5.5 V$ | | 30 | MHz |
| | t _{f(I/O)out} | Output high to low fall time | $CL = 50 pF, V_{DD} = 2.7-5.5 V$ | | 10 | ns |
| (30MHz) | t _{r(I/O)out} | Output low to high rise time | $CL = 50 pF, V_{DD} = 2.7-5.5 V$ | | 10 | ns |
| | t _{EXTIpw} | The EXTI controller detects the pulse width of the external signal | | 10 | | ns |


3.3.10 NRST pin characteristics


Table 3-19 External reset pin characteristics

| Symbol | Parameter | Condition | Min. | Тур. | Max. | Unit |
|------------------------|---|-----------|---------------------------------|------|---------------------------------|------|
| V _{IL(NRST)} | NRST input low-level voltage | | -0.3 | | 0.28*(V _{DD} -1.8)+0.6 | V |
| V _{IH(NRST)} | NRST input high-level voltage | | 0.41*(V _{DD} -1.8)+1.3 | | V _{DD} +0.3 | V |
| V _{hys(NRST)} | NRST Schmitt Trigger voltage hysteresis | | 150 | | | mV |
| $R_{PU}^{(1)}$ | Weak pull-up equivalent resistance | | 35 | 45 | 55 | kΩ |

Note: 1. The pull-up resistor is a real resistor in series with a switchable PMOS implementation. The resistance of this PMOS/NMOS switch is very small (approximately 10%).

Circuit reference design and requirements:





3.3.11 TIM timer characteristics


Table 3-20 TIMx characteristics

| Symbol | Parameter | Condition | Min. | Max. | Unit |
|--------|-----------|-----------|------|------|------|
| 1 | | | | | |

| 4 | Timer reference clock | | 1 | | t _{TIMxCLK} |
|------------------------|-------------------------------------|-----------------------|--------|------------------------|----------------------|
| t _{res(TIM)} | Timer reference clock | $f_{TIMxCLK} = 48MHz$ | 13.9 | | ns |
| Г | Timer external clock frequency on | | 0 | $f_{\text{TIMxCLK}}/2$ | MHz |
| F_{EXT} | CH1 to CH4 | $f_{TIMxCLK} = 48MHz$ | 0 | 36 | MHz |
| R _{esTIM} | Timer resolution | | | 16 | 位 |
| + | 16-bit counter clock cycle when the | | 1 | 65536 | t _{TIMxCLK} |
| t _{COUNTER} | internal clock is selected | $f_{TIMxCLK} = 48MHz$ | 0.0139 | 910 | us |
| t _{MAX_COUNT} | | | | 65535 | t _{TIMxCLK} |
| | Maximum possible count | $f_{TIMxCLK} = 48MHz$ | | 59.6 | S |


3.3.12 I2C interface characteristics

Figure 3-6 I2C bus timing diagram



| C1 - 1 | Demonster | Standard I2C | | Fast I2C | | I.I., it |
|---------------------------|---|--------------|------|----------|------|----------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Unit |
| tw(SCKL) | SCL clock low time | 4.7 | | 1.2 | | us |
| tw(SCKH) | SCL clock high time | 4.0 | | 0.6 | | us |
| t _{SU(SDA)} | SDA data setup time | 250 | | 100 | | ns |
| t _{h(SDA)} | SDA data hold time | 0 | | 0 | 900 | ns |
| $t_{r(SDA)}/t_{r(SCL)}$ | SDA and SCL rise time | | 1000 | 20 | | ns |
| $t_{f(SDA)} / t_{f(SCL)}$ | SDA and SCL fall time | | 300 | | | ns |
| t _{h(STA)} | Start condition hold time | 4.0 | | 0.6 | | us |
| t _{SU(STA)} | Repeated start condition setup time | 4.7 | | 0.6 | | us |
| t _{SU(STO)} | Stop condition setup time | 4.0 | | 0.6 | | us |
| t _{w(STO:STA)} | Time from stop condition to start condition | 4.7 | | 1.2 | | us |
| | (bus free) | | | | | |
| Cb | Capacitive load for each bus | | 400 | | 400 | pF |

3.3.13 SPI interface characteristics







Figure 3-8 SPI timing diagram in Slave mode (CPHA = 0)






Figure 3-9 SPI timing diagram in Slave mode (CPHA = 1)

| Table 3-22 SPI interface characteristics | | | | | | | | |
|--|------------------------------|-----------------------------------|-------------|--------------------|------|--|--|--|
| Symbol | Parameter | Condition | Min. | Max. | Unit | | | |
| £ /4 | SDL alo alt fragman ar | Master mode | | 24 | MHz | | | |
| f_{SCK}/t_{SCK} | SPI clock frequency | Slave mode | | 24 | MHz | | | |
| $t_{r(SCK)}/t_{f(SCK)}$ | SPI clock rise and fall time | Load capacitance: $C = 30pF$ | | 20 | ns | | | |
| t _{SU(NSS)} | NSS setup time | Slave mode | $2t_{PCLK}$ | | ns | | | |
| $t_{h(NSS)}$ | NSS hold time | Slave mode | $2t_{PCLK}$ | | ns | | | |
| t /t | SCV high and low time | Master mode, $f_{PCLK} = 48MHz$, | 20 | 70 | | | | |
| $t_{w(SCKH)}/t_{w(SCKL)}$ | SCK high and low time | Prescaler factor $= 2$ | 30 | 70 | ns | | | |
| t _{SU(MI)} | Data invest active time | Master mode | 5 | | ns | | | |
| t _{SU(SI)} | Data input setup time | Slave mode | 5 | | ns | | | |
| t _{h(MI)} | Data input hald time | Master mode | 5 | | ns | | | |
| t _{h(SI)} | Data input hold time | Slave mode | 4 | | ns | | | |
| $t_{a(SO)}$ | Data output access time | Slave mode, $f_{PCLK} = 24 MHz$ | 0 | 1t _{PCLK} | ns | | | |
| t _{dis(SO)} | Data output disable time | Slave mode | 0 | 10 | ns | | | |
| $t_{V(SO)}$ | Data autout valid time | Slave mode (After enable edge) | | 5 | ns | | | |
| t _{V(MO)} | Data output valid time | Master mode (After enable edge) | | 5 | ns | | | |
| t _{h(SO)} | Data output hold time | Slave mode (After enable edge) | 2 | | ns | | | |
| t _{h(MO)} | Data output hold time | Master mode (After enable edge) | 0 | | ns | | | |

3.3.14 10-bit ADC characteristics

Table 3-23 ADC characteristics

| Symbol | Parameter | Condition | Min. | Тур. | Max. | Unit |
|-----------------|----------------|-----------|------|------|------|------|
| V _{DD} | Supply voltage | | 2.8 | | 5.5 | V |
| I _{DD} | Supply current | | | 370 | | uA |

| f_{ADC} | | $V_{DD} = 2.8$ to 5.5V | 1 | | 6 | | |
|-------------------|------------------------------------|---|------|------|-----------------|-------------|--|
| | ADC clock frequency | $V_{DD} = 3.2 \text{ to } 5.5 \text{V}$ | 1 | | 12 | MHz | |
| | | $V_{DD} = 4.5$ to 5.5V | 1 | | 24 | | |
| V _{AIN} | Conversion voltage range | | Vss | | V _{DD} | V | |
| C _{ADC} | Internal sample and hold capacitor | | | 3 | | pF | |
| f_S | | $f_{ADC} = 4 \text{ MHz}$ | | | 285 | | |
| | | $f_{ADC} = 6 \text{ MHz}$ | | | 430 | | |
| | Sampling rate | $f_{ADC} = 12 \text{ MHz}$ | | | 857 | KHz | |
| | | $f_{ADC} = 24 \text{ MHz}$ | | | 1710 | 1 | |
| | | $f_{ADC} = 4 \text{ MHz}$ | | 0.75 | | | |
| ts | Sampling time | $f_{ADC} = 6 \text{ MHz}$ | | 0.5 | | us | |
| | | $f_{ADC} = 12 \text{ MHz}$ | | 0.25 | | | |
| t _{STAB} | Power-on time | | | 7 | | us | |
| t _{CONV} | | $f_{ADC} = 4 \text{ MHz}$ | 3.5 | | | us | |
| | Total conversion time | $f_{ADC} = 6 \text{ MHz}$ | 2.33 | | | us | |
| | (including sampling time) | $f_{ADC} = 12 \text{ MHz}$ | 1.17 | | | us | |
| | | - | | 14 | | $1/f_{ADC}$ | |

Note: Above parameters are guaranteed by design.

| Table 3-24 ADC error ($f_{ADC} = 12$ MHz: $R_{AIN} < 10k \Omega$, $V_{DD} > 2.9V$)($f_{ADC} = 24$ MHz: $R_{AIN} < 3k \Omega$, $V_{DD} = 5V$ | ') |
|--|----|
| |) |

| Symbol | Parameter | Condition | Min. | Тур. | Max. | Unit |
|--------|---|----------------------------|------|------|------|------|
| ET | Total data deviation | $f_{ADC} = 12 \text{ MHz}$ | | 2 | 4 | |
| ETF24 | $f_{ADC} = 24 MHz$ total data deviation | $f_{ADC} = 24 \text{ MHz}$ | | 3 | 6 | |
| EO | Misalignment error | $f_{ADC} = 12 \text{ MHz}$ | | 1 | 3 | LSB |
| EG | Gain error | $f_{ADC} = 12 \text{ MHz}$ | | 1 | 2 | LSD |
| ED | Differential nonlinearity error | $f_{ADC} = 12 \text{ MHz}$ | | 0.5 | 2 | |
| EL | Integral nonlinearity error | $f_{ADC} = 12 \text{ MHz}$ | | 0.6 | 2.5 | |

Note: Source simulation.

 C_p represents the parasitic capacitance on the PCB and the pad (about 5pF), which may be related to the quality of the pad and PCB layout. A larger C_p value will reduce the conversion accuracy, the solution is to reduce the f_{ADC} value.

Figure 3-10 ADC typical connection diagram





Figure 3-11 Analog power supply and decoupling circuit reference



3.3.15 OPA characteristics

| Table 3-25 OPA ch | aracteristics |
|-------------------|---------------|
|-------------------|---------------|

| Symbol | Parameter | Condition | Min. | Тур. | Max. | Unit |
|-----------------------------------|---|--|----------------------|------|-----------------|---------------------------------|
| V _{DD} | Supply voltage | | 2.8 | | 5.5 | V |
| C _{MIR} | Common mode input voltage | | 0 | | V _{DD} | V |
| VIOFFSET | Input offset voltage | | | 3 | 10 | mV |
| I _{LOAD} | Drive current | | | | 1.5 | mA |
| I _{DDOPAMP} | Current consumption | No load, static mode | | 273 | | uA |
| C _{MRR} ⁽¹⁾ | Common mode rejection ratio | @1KHz | | 81 | | dB |
| P _{SRR} ⁽¹⁾ | Power supply rejection ratio | @1KHz | | 88 | | dB |
| $A_V^{(1)}$ | Open loop gain | $C_{\text{LOAD}} = 50 p F$ | | 105 | | dB |
| $G_{BW}^{(1)}$ | Unit gain bandwidth | $C_{\text{LOAD}} = 50 pF$ | | 12 | | MHz |
| P _M ⁽¹⁾ | Phase margin | $C_{\text{LOAD}} = 50 \text{pF}$ | | 75 | | deg |
| $S_R^{(1)}$ | Slew rate limited | $C_{LOAD} = 50 pF$ | | 7.7 | | V/us |
| t _{WAKU} ⁽¹⁾ | Setup time from shutdown to wake up, 0.1% | Input V _{DD} /2, C _{LOAD} =50pF,R _{LOAD} =4kΩ | | 520 | | ns |
| R _{LOAD} | Resistive load | | 4 | | | kΩ |
| C _{LOAD} | Capacitive load | | | | 50 | pF |
| V _{OHSAT} ⁽²⁾ | High saturation output | $R_{LOAD} = 4k\Omega$, input V_{DD} | V _{DD} -180 | | | ωV |
| V OHSAT ⁽²⁾ | voltage | $R_{LOAD} = 20k\Omega$, input V_{DD} | V _{DD} -36 | | | mV |
| V _{OLSAT} ⁽²⁾ | Low saturation output | $R_{LOAD} = 4k\Omega$, input 0 | | | 5 | ωV |
| V OLSAT ⁽⁻⁾ | voltage | $R_{LOAD} = 20k\Omega$, input 0 | | | 5 | mV |
| | | $R_{LOAD} = 4k\Omega, @1KHz$ | | 83 | | |
| EN ⁽¹⁾ | Equivalent input voltage noise | $R_{LOAD} = 4k\Omega, @10KHz$ | | 28 | | $\frac{\mathrm{nv}}{\sqrt{Hz}}$ |

Note: 1. Design parameters are guaranteed.

2. The load current limits the saturated output voltage.

Chapter 4 Package and ordering information


Packages

| Part No. | Package | Body size | Lead pitch | Description | Packing type |
|--------------|---------|-----------|------------|--------------------------------------|--------------|
| CH32V003F4P6 | TSSOP20 | 4.4*6.5mm | 0.65mm | Thin Shrink Small Outline Package | Tape & Reel |
| CH32V003F4U6 | QFN20 | 3.0*3.0mm | 0.4mm | Quad Flat No-lead Package | Tape & Reel |
| CH32V003A4M6 | SOP16 | 3.9*10mm | 1.27mm | Small Outline Package | Tube |
| CH32V003J4M6 | SOP8 | 3.9*5.0mm | 1.27mm | Small Outline Package | Tape & Reel |


Note: 1. The packing type of QFP/QFN is usually tray. Please confirm with the packaging factory for specific part number.

2. Size of tray: The size of tray is generally a uniform size (322.6*135.9*7.62). There are differences in the size of the restriction holes for different package types, and there are differences between different packaging factories for tubes, please confirm with the manufacturer for details.

Note: All dimensions are in millimeters. The pin center spacing values are nominal values, with no error. Other than that, the dimensional error is not greater than the greater of ± 0.2 mm or 10%.













Figure 4-4 SOP8 package







Series product naming rules

| Example: | CH32 | V | 3 | 0 | 3 R | 8 | Т | 6 |
|---|---------------------|---------------------|----|---------|----------|---|---|---|
| Device family | | | | | | | | |
| F = ARM-based | | | | | | | | |
| V = QingKe RIS | C-V-based | | | | | | | |
| D | | | | | | | | |
| Product type | | | | | | | | |
| 0 = QingKe V2 c | | | | | | | | |
| | V3A core, clock sp | | | | | | | |
| | V4B_C core, clock | | | | | | | |
| 3 = QingKe V4F | floating-point core | e, clock speed @144 | 4M | | | | | |
| Device subfamily | Į | | | | | | | |
| 03 = General-pur | | | | | | | | |
| - | - | l, SDIO, dual CAN) | 1 | | | | | |
| | | peed, dual CAN, Et | | VP. SDI | O. FSMC) | | | |
| | LE5.3, CAN, USB | | | , | , | | | |
| 00 milenes (2 | | , | | | | | | |
| Pin count | | | | | | | | |
| J = 8 pins | A = 16 pins | F = 20 pins | | | | | | |
| G = 28 pins | K = 32 pins | T = 36 pins | | | | | | |
| C = 48 pins | R = 64 pins | W = 68 pins | | | | | | |
| V = 100 pins | Z = 144 pins | | | | | | | |
| EI 1 | | | | | | | | |
| Flash memory size | | | | | | | | |
| 4 = 16 Kbytes of | 2 | | | | | | | |
| 6 = 32 Kbytes of | | | | | | | | |
| 8 = 64 Kbytes of | - | | | | | | | |
| B = 128 Kbytes of | - | | | | | | | |
| C = 256 Kbytes of | of Flash memory | | | | | | | |
| Package | | | | | | | | |
| T = LQFP | | | | | | | | |
| - | = QSOP | | | | | | | |
| P = TSSOP M | I = SOP | | | | | | | |
| | | | | | | | | |
| Temperature rang | ge | | | | | | | |
| $6 = -40^{\circ} \text{C} \sim 85^{\circ} \text{C}$ | (industrial-grade) | | | | | | | |
| $7 - 40^{\circ} C_{2} \cdot 105^{\circ}$ | C (automotive-gra | da 2) | | | | | | |

 $7 = -40^{\circ}C \sim 105^{\circ}C$ (automotive-grade 2)

 $3 = -40^{\circ}C \sim 125^{\circ}C$ (automotive-grade 1)

 $D = -40^{\circ}C \sim 150^{\circ}C$ (automotive-grade 0)